Please type a plus sign (+) inside this box

PTO/SB/50 (4/98)

Approved for use through 09/30/2000. OMB 0651-0033

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

DEICCHE	DATENT	ADDITOATION	TRANSMITTAL
KEISSUE	PAICNI	AFFLIGATION	IKANOWIIIAL

	Attorney Docket No. 500.26967RC1						
Address to:	First Named Inventor Koyo KATSURA						
Assistant Commissioner for Patents	Original Patent Number 4,975,857						
Box Patent Application Washington, DC 20231	Original Patent Issue Date (Month/Day/Year) December 4, 1990						
	Express Mail Label No.						
APPLICATION FOR REISSUE OF: (check applicable box) Utility F	Patent Design Patent Plant Patent						
APPLICATION ELEMENTS	ACCOMPANYING APPLICATION PARTS						
Fee Transmittal Form (PTO/SB/56) (Submit an original, and a duplicate for fee processing)	7. X Foreign Priority Claim (35 U.S.C. 119) (if applicable)						
2. X Specification and Claims (amended, if appropriate)	8. X Information Disclosure Copies of IDS Statement (IDS)/PTO-1449 Citations						
3. X Drawing(s) (proposed amendments, if appropriate)	9. English Translation of Reissue Oath/Declaration (if applicable)						
4. X Reissue Oath / Declaration (original or copy) (37 C.F.R. § 1.175)(PTO/SB/51 or 52)	* Small Entity Statement filed in prior application, Statement(s) Status still proper and desired						
5. Original U.S. Patent Offer to Surrender Original Patent (37 C.F.R. § 1.178)	11. X Preliminary Amendment						
or Ribboned Original Patent Grant	12. X Return Receipt Postcard (MPEP 503) (Should be specifically itemized)						
X Affidavit / Declaration of Loss (PTO/SB/55)	13. Other:						
6. Original U.S. Patent currently assigned?							
X Yes No							
(If Yes, check applicable box(es))							
X Written Consent of all Assignees (PTO/SB/53 or 54)	NOTE FOR ITEMS 1 & 10 IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED						
X 37 C.F.R. § 3.73(b) Statement X Power of Attorney	(37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).						
14. CORRESPONDENCE ADDRESS							
☐ Customer Number or Bar Code Label 020457 or ☐ Correspondence address below (Insert Customer No. or Attach bar code label here)							
Name							
Address							
City State	7la Code						
Country Telephone	Zip Code Fax						
NAME (Pant/Type) Carl J. Brunflidge	Registration No. (Attorney/Agent) 29,621						
Signature	Date March 28, 2000						

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: K

K. KATSURA, et al

Serial No.:

Not yet assigned

Filing Date:

March 28, 2000

For:

GRAPHIC PROCESSING APPARATUS UTILIZING IMPROVED

DATA TRANSFER TO REDUCE MEMORY SIZE

Art Unit:

2772

Examiner:

Not yet assigned

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents Washington, D.C. 20231

March 28, 2000

Sir:

The following amendments and remarks are respectfully submitted prior to the filing of the above Reissue Patent Application filed on even date.

IN THE SPECIFICATION

Please insert before the first line of the specification the following:

-- This is a continuation of Reissue application Serial No. 07/985,141, filed December 3, 1992. --

IN THE CLAIMS

Please add new claims 9-27 as follows:

-- 9. A graphic processing apparatus comprising:

a memory for storing graphic data;

a data processor for executing a predetermined graphic processing to generate graphic data to be stored in said memory;

output means for outputting said graphic data read
out from said memory;

a memory controller for controlling data transfer
between said memory and said data processor in accordance with
a request from said data processor;

a first bus, having m (wherein m is an integer) bits width, connected between said memory and said memory controller, for transferring m bits of data in parallel; and

m) bits width, connected between said memory controller and said data processor, for transferring n bits of data in parallel;

wherein said memory controller comprises:

a storage for temporarily storing graphic data read out from said memory in successive groups of m bits of data during a predetermined period of time through said first bus,

means for forming n bits of data using said

successive groups of m bits of data and supplying said n bits

of data in parallel to said data processor through said second

bus based on an indication from said data processor, and

a converter for converting said graphic data

temporarily stored in said storage into serial data which is

provided to said output means based on an indication from said
data processor.

10. An apparatus according to claim 9, wherein said memory controller further comprises:

a multiplexer for outputting the n bits graphic data transferred from said data processor to said first bus having m bits width in a time shared fashion.

11. An apparatus according to claim 9, wherein said memory controller further comprises:

means for generating an address signal for accessing said memory plural times, in response to a signal for accessing said memory supplied from said data processor.

- 12. An apparatus according to claim 9, wherein graphic data to be transferred to said memory controller through said first bus is read out from said memory plural times within a unit transfer time in a time shared fashion, based on an access signal to said memory designated by said data processor.
- 13. An apparatus according to claim 12, wherein the graphic data transferred to said memory controller is supplied to said data processor through said second bus within a time longer than twice said unit transfer time.
 - 14. A graphic processing apparatus comprising:

 memory means for storing graphic data;

data processing means for executing predetermined graphic processing to generate graphic data;

output means for outputting graphic data stored in said memory means;

a memory controller for controlling transfer of data between said memory means and said data processing means in response to a request from said data processing means;

a first bus having an m-bit width (wherein m is an integer) and connected between said memory means and said memory controller, for transferring data of m bits in parallel; and

a second bus having an n-bit width (wherein n is an integer and n>m) and connected between said memory controller and said data processing means, for transferring data of n bits in parallel,

wherein said memory controller includes:

storage means for temporarily storing graphic data read out from said memory means successively in a predetermined period of time via said first bus,

means for applying said temporarily stored graphic
data to said data processing means as n-bit parallel data
based on an indication from said data processing means, and

converting means for converting said temporarily
stored graphic data into serial data and outputting the serial
data to said output means based on an indication from said
data processing means.

- 15. A graphic processing apparatus according to claim

 14, wherein said memory controller includes multiplexer means
 for outputting n-bit graphic data transferred from said data

 processing means on said first bus having the m-bit width

 successively in a time-sharing manner.
- 16. A graphic processing apparatus according to claim
 14, wherein said memory controller includes means for
 generating address signals for accessing said memory means
 plural times with respect to a signal for accessing said
 memory means applied from said data processing means.
- 17. A graphic processing apparatus according to claim
 15, wherein said memory controller includes means for
 generating address signals for accessing said memory means
 plural times with respect to a signal for accessing said
 memory means applied from said data processing means.
- 18. A graphic processing apparatus according to claim

 14. wherein graphic data to be transferred to said memory

 controller via said first bus are successively read out plural

 times within a transfer unit time in a predetermined period of

 time on the basis of an access signal to said memory means

 designated by said data processing means.

- 19. A graphic processing apparatus according to claim

 15, wherein graphic data to be transferred to said memory

 controller via said first bus are successively read out plural

 times within a transfer unit time in a predetermined period of

 time on the basis of an access signal to said memory means

 designated by said data processing means.
- 20. A graphic processing apparatus according to claim

 18, wherein graphic data transferred to said memory controller

 are applied to said data processing means via said second bus

 within a time period more than two times said transfer unit

 time.
- 21. A graphic processing apparatus according to claim

 19, wherein graphic data transferred to said memory controller

 are applied to said data processing means via said second bus

 within a time period more than two times said transfer unit

 time.
- 22. A graphic processing apparatus comprising:

 memory means for storing graphic data, said memory

 means being accessed by using a row address and a column

 address;

data processing means for executing predetermined graphic processing to generate graphic data;

output means for outputting graphic data stored in
said memory means;

a memory controller for controlling transfer of data between said memory means and said data processing means in response to a request from said data processing means;

a first bus having an m-bit width (wherein m is an integer) and connected between said memory means and said memory controller, for transferring data of m bits in parallel; and

a second bus having an n-bit width (wherein n is an integer and n>m) and connected between said memory controller and said data processing means, for transferring data of n bits in parallel; and

wherein said memory controller includes:

means for reading out a plurality of graphic data at

different column addresses at a same row address from said

memory means via said first bus successively in a

predetermined period of time,

means for applying said read-out graphic data to
said data processing means as n-bit parallel data based on an
indication from said data processing means, and

converting means for converting said read-out
graphic data into serial data and outputting the serial data
to said output means based on an indication from said data
processing means.

23. A graphic processing apparatus according to claim

22, wherein said memory controller includes means for successively generating a plurality of column addresses on the

basis of a signal for accessing said memory means applied from said data processing means.

24. A memory controller for controlling transference of data between a memory and a processor, said memory controller comprising:

m bit terminals for coupling to said memory, wherein successive groups of m bits of data is transferred through said m bit terminals between said memory and said controller by performing plural read operations within a memory cycle (where m is an integer);

n bit terminals for coupling to said processor,
wherein n bits of data is transferred in parallel through said
n bit terminals between said controller and said processor
(where n is an integer and n>m);

storage for temporarily storing graphic data read out from said memory in successive groups of m bits of data during a predetermined period of time through said m bit terminals;

means for forming n bits of data by combining
successive groups of m bits of data from said m bit terminals
and supplying said n bits of data in parallel to said n bit
terminals based on an indication from said processor; and

converting means for converting said graphic data
temporarily stored in said storage into serial data which is
supplied to output means, said output means outputs graphic

data read out from said memory based on an indication from said processor.

- 25. A memory controller according to claim 24, wherein said successive groups of m bits of data from said m bit terminals are read out of said memory by performing plural read operations within a memory cycle based on an address specified by said processor.
- 26. A memory controller according to claim 25, wherein said n bits of data is applied to said processor through said n bit terminals in a unit of time more than two times said memory cycle.
- 27. A memory controller according to claim 24, wherein said successive groups of m bits of data each includes an m bit portion of said n bits of data.

REMARKS

Entry of the above amendments is respectfully requested.

Please charge any shortage in fees due in connection with
the filing of this paper, or credit any overpayment of fees,

to the deposit account of Antonelli, Terry, Stout & Kraus, LLP, Deposit Account No. 01-2135 (500.26967RC1).

Respectfully submitted,

ANTONELLI, TERRY, STOUT & KRAUS, LLP

Carl I. Bryndidge

Registration No. 29,621

CIB/jdc (703) 312-6600

GRAPHIC PROCESSING APPARATUS UTILIZING IMPROVED DATA TRANSFER TO REDUCE MEMORY SIZE

BACKGROUND OF THE INVENTION

The present invention relates to a graphic processing apparatus for processing graphic data stored in a memory, and in particular, to a graphic processing apparatus in which the number of memories to be employed can be reduced so as to minimize the size of the processing apparatus.

For example, the Japanese Patent Publication JP-A-60-136793 describes a graphic processing apparatus in which characters and graphic data are generated in a display memory (frame buffer) so as to be delivered to output devices such as a display and a printer. In this conventional example, a high-speed graphic drawing operation is achieved by use of a method in which data bits constituting at least one pixel are packed in a word so as to be stored in the memory. In contrast with the prior method in which information of a pixel requires a plurality of words, this method allows accessing of the memory in the unit of a word (16 bits); in consequence, by packing information of a pixel in a single word, at least one pixel can be updated through one access, which therefore increases the processing speed.

In the conventional example above, although the memory is connected to a 16-bit data bus, the dynamic random access memory (DRAM) generally possesses a 1-bit or 4-bit data bus, and hence at least four to 16 memory elements are required, which prevents the apparatus from being miniturized.

In addition, the Japanese Patent Publication JP-A-60-225888 describes an apparatus including a dynamic random access memory (DRAM) having a nibble function (one of consecutive data read functions); however, description has not been given of a combination with a graphic processor in which data are accessed in a parallel fashion.

Moreover, in the Japenese Patent Publication JP-A-55-129387, there is described a system for transferring serial data between a processor and an external device; however, parallel data access is carried out between the processor and a memory.

SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide a small-sized graphic processing apparatus in which data transfer is enabled through a data bus having a reduced bit width so as to minimize the number of memory elements employed.

In order to achieve the object above, according to the present invention, there is disposed data converting means between processor means processing parallel data and a memory so as to enable the data bus width of the memory to be smaller than that of the processor means. The data converting means includes a latch for temporarily storing read data and a multiplexer for writing data. The present invention is characterized in that a memory having a successive data read function is applied to a processor effecting parallel data processing.

In the graphic processing apparatus according to the present invention, the memory is accessed in a time shared fashion such that data is converted by the converting means into parallel data. That is, in a data reading operation, data sequentially read out in a time shared fashion is temporarily stored in a latch so as to be

supplied as parallel data to the processor. Moreover, in a data writing operation, parallel data supplied from the processor is sequentially written through the multiplexer into the memory in a time shared fashion.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be apparent from the following detailed description taken in conjunction with the accompanying drawings in which:

FIG. 1 is a schematic diagram showing an embodiment according to the present invention;

FIGS. 2, 3a, and 3b are diagrams for explaining a component of the embodiment of FIG. 1;

FIG. 4 is a diagram schematically showing an internal configuration of the component;

FIGS. 5a, 5b, and 5c are explanatory diagrams showing in detail the embodiment of FIG. 1;

FIGS. 6 and 7 are diagrams for explaining the embodiment of FIG. 1;

FIGS. 8 to 14 are explanatory diagrams useful for explaining operation modes;

FIGS. 15a to 26 are detailed timing charts of the operation;

FIG. 27 is a diagram showing in detail the circuit configuration of the embodiment of FIG. 1;

FIG. 28 is a diagram showing a gate circuit configuration; and

FIGS. 29a, 29b, and 29c are diagrams for explaining address outputs.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to the drawings, description will be given of an embodiment according to the present invention.

FIG. 1 shows a configuration of a graphic processing apparatus according to the present invention. The graphic processing apparatus includes a graphic processor, namely, Advanced Cathode Ray Tube (CRT) Controller (ACRTC, Hitachi HD63484) 10, a Memory Interface and Video Attribute Controller (MIVAC, Hitachi HD63487) 20, a frame buffer 30, a digital to analog converter with built-in color pallete (CPLT, Hitachi HD153108) 40, and a CRT 50. The MIVAC 20 produces various control signals and addresses necessary for the ACRTC 10 to access the frame buffer 30. The MIVAC 20 also generates 2CLK as a basic signal for the ACRTC 10. Furthermore, the MIVAC 20 has a function of converting parallel data from the frame buffer 30 into serial data for video signals.

On receiving control signals (AS, MCYC DRAW, MRD, etc.) from the ACRTC 10, the MIVAC 20 initiates the read and write operations on the frame buffer 30. In the operation, control signals including RAS, CS, OE, and WE for the DRAM control are generated to be used in association with the frame buffer 30. In addition, an address received from the ACRTC 10 for the frame buffer 30 is multiplexed so as to produce row/column addresses. By use of the static column mode, the MIVAC 20 sequentially outputs a plurality of column addresses after a row address. In this embodiment, although the static column mode is adopted, it is also possible to use other sequential access mode (for example, a page mode, or a nibble mode) in combination therewith.

Read/write data is transferred between the ACRTC 10 and the frame buffer 30 through the MIVAC 20.

In the display operation, parallel data read from the frame buffer 30 is fetched into the MIVAC 20 to be converted into serial data by means of a parallel/serial converter integrated therein, thereby producing digital video signals. These digital video signals are converted by the CPLT 40 into analog video signals so as to be displayed on the CRT 50. In this embodiment, although the CRT 50 is used as the output device, other output equipment, such as a printer, may also be employed.

FIG. 2 shows the pin arrangement of the MIVAC 20. In this embodiment, the MIVAC 20 is manufactured by use of the High performance Bipolar CMOS (Hi-BiC-MOS) technology in which the high-speed bipolar technology is combined with the technology of the CMOS of low power consumption, thereby implementing a high-speed and high-performance logic circuit of a relatively low power consumption. Since the MIVAC 20 includes a Plastic Leaded Chip Carrier (PLCC) 68-pin package, surface mounting thereof is possible, which enables the mounting board of the graphic processing apparatus to be minimized.

FIGS. 3a and 3b show various interface signals of the MIVAC 20. The input/output signals of the MIVAC 20 are briefly classified into operation control signals for controlling operations thereof, interface signals with respect to the ACRTC 10, interface signals for the frame buffer 30, and interface signals for the display 50.

Terminal INCLK of the operation control signals is used to receive a clock for the operation basis of the MIVAC 20. The interface signals for the ACRTC 10 include the 2CLK as the basic clock of the ACRTC 10, control signals MRD and DRAW for controlling the read and write operations, and signals on the address/data buses MAD0 to MAD15 and address buses MA16 to MA19. The interface signals for the frame buffer 30 include RAS, CS, OE, and WE as control signals of the DRAM and signals related to row/column address FA0 to FA9. The interface signals for the display 50 include digital video signals attained through parallel/serial conversion effected on display data and DOTCK produced by dividing INCLK.

FIG. 4 shows an internal configuration of the MIVAC 20. In the MIVAC 20, an attribute code definable by the user stored in the ACRTC 10 is latched by means of an attribute code latch 2011 so as to be decoded by a VCF decoder 2012 into a signal, which enables various operation modes to be effected.

The INCLK as the basis of the operation of the MIVAC 20 is divided by 2, 4, 8 16, and 32 by INCLK 2006 and an INCLK divider 2009. The results are combined in a state decoder 2007 to generate a timing signal, which is used in the respective logic circuits.

The 2CLK as the basic clock of the ACRTC 10 is produced from a 2CLK generator 2008. In the 2CLK 2008, in order to effect a plurality of read and write operations in the memory cycle, the first half cycle is shorter than the second half cycle, i.e., this signal has an asymmetric shape.

For the DOTCLK, a multiplex operation is achieved on the signals attained by dividing INCLK by 1, 2, and 4 by means of a multiplexer 2010 to produce a multiplexed signal. Selection of the divided signals is automatically achieved depending on the operation mode of the MIVAC 20.

The frame buffer address MAD0 to MAD15 and MA16 to MA19 supplied from the ACRTC 10 is temporarily latched in a latch 2001 so as to be then multiplexed through a multiplexer 2003 into a row/column

address, thereby generating a ten-bit address associated with the frame buffer address signals FA0 to FA9. In addition, there is integrated a column address counter 2002 such that the value of this counter and the latched address are multiplexed by the multiplexer 2003, so that the resultant signal is adopted as a portion of the column address, thereby effecting several read/write operations in a memory cycle.

The control signals from the ACRTC 10 are latched in a latch 2004. Depending on DRAW and MRD, the memory cycle is determined to be a draw read cycle, a draw write cycle, or a display cycle. When DRAW and MRD are respectively at low and high levels, namely, in the draw read cycle, the signals \overline{RAS} , \overline{CS} , and \overline{OE} , of produced in the memory control 2005, are delivered so as to read drawing data from the memory. Data obtained through several read operations in a cycle is temporarily latched in an input data latch 2015 so as to be transferred therefrom to a read data latch 2016 to be D latched again. The latched data is then outputted to the data buses MAD0 to MAD15 in accordance with the timing of the data fetch operation of the ACRTC 10 under control of the MA output control 2000.

In addition, when DRAW and MRD are both at a wite cycle, namely, in the draw write cycle, the signals \overline{RAS} , \overline{CS} , and \overline{WE} , generated in the memory control 2005, are supplied so as to write drawing data in the memory. The drawing data to be written is multiplexed by a multiplexer 2014 disposed at an output stage in-A cluding FD0 to FD7 in synchronism with the address which has undergone a counting operation by the column address counter 2002, so that the resultant multiplexed signals are written in the memory through several write operations effected at separate times under

ontrol of an FD output control 2013.

When DRAW and MRD are both at the high level, namely, in the display read cycle, the data obtained through several read operations in a cycle is latched by the input data latch 2015 used in the draw read cycle. Thereafter, the data is transferred to and is latched in a display data latch 2019. In a case of a 4-chip memory configuration, since data is supplied through MAD8 to MADI5, the data is multiplexed by a multiplexer 2017 so as to be transferred to the display data latch 2019. The data is then sent to a shifter 2020 and is latched by a latch 20202 in the shifter 2020 under the control of a latch control 20201. The latched data is multiplexed by a multiplexer 20204 in response to a clock signal produced from a shift clock generator 20203 so as to convert the parallel data into serial data, thereby generating 4-bit video signals.

The video signal is skewed by a skew circuit 2022 so as to be synchronized with the control signal from the ACRTC 10. For the video signal, a superimposing oper-55 ation of a cursor can be achieved by use of a cursor blink 2023, or the video signals can be multiplexed through a multiplexer 2024 in response to a signal attained by dividing VSYNC by two. The video signal after having undergone these processing operations is finally masked by use of the DISP signal so as to be produced as a 4-bit digital video signal. The signal used for the video mask is delivered as SHFTEN. In addition, the signal attained by dividing VSYNC by two is produced as VSYNC/2.

By using BLINK2 of the attribute codes, a BL 2IRQ/ output section 2021 generates \overline{BL} 2IRQ/. When BLINK2 is set to "1", "LOW" is supplied as the \overline{BL} 2IRQ/ signal. When "Low" is inputted to the IRQCLR

signal, the \overline{BL} 2IRQ/ signal turns to "High". The BLINK2 supplied from the ACRTC 10 outputs timing signals in which "1" and "0" are repeated for the predetermined number of fields.

FIGS. 5a, 5b, and 5c show connection methods for the frame buffers depending on the number of memories employed. In the case of a one chip memory configuration of FIG. 5a, four data terminals of FD0 to FD3 of the MIVAC 20 are connected to data terminals of a frame buffer 300. Terminals related to FD4 to FD7 are not used. In this case, 4-bit data is transferred at one time between the MIVAC 20 and the frame buffer 300. In the draw read cycle, the MIVAC 20 effects the 4-bit data read operation four times so as to transfer 16-bit data to the ACRTC 10. In the draw write cycle, 16-bit data from the ACRTC 10 is time-shared into four portions to be transferred to the frame buffer 300 through four transfer operations. In the display read cycle, 4-bit data is read four times in a memory cycle or 16 times in two memory cycles so as to be fetched as 16-bit and 64-bit display data items, respectively.

In the case of a two chip memory configuration of FIG. 5b, eight data terminals are used in association with FD0 to FD7 of the MIVAC 20. In operation, data terminals of the frame buffer 300 are connected to FD0 to FD3 and data terminals of the frame buffer 301 are linked to FD4 to FD7. Between the MIVAC 20 and the frame buffers 300 and 301,-8-bit data is transferred at one time. In the draw read cycle, the MIVAC 20 reads 8-bit data twice so as to supply 16-bit data to the ACRTC 10. In the draw write cycle, 16-bit data from the ACRTC 10 is time-shared to be supplied to the frame buffers 300 and 301 through two transfer operations. In the display read cycle, 8-bit data is read out four times in a memory cycle or 16 times in two memory cycles so as to fetch 32-bit and 128-bit display data times, respectively. As a consequence, the operation can be applied to a CRT which has a higher operation speed as compared with the case of FIG. 5a.

In the case of a four chip memory configuration of FIG. 5c, the connections of the frame buffers 300 and 301 are the same as for the case of the two chip configuration of FIG. 5b, the remaining two chips, namely, frame buffers 302 and 303 are connected to eight highorder bits of MAD8 to MAD15 selected from the data buses MAD0 to MAD15 between the ACRTC 10 and the MIVAC 20. In the draw read cycle, the MIVAC 20 read 16-bit data at a time. Eight-bit data read from the frame buffers 300 and 301 is outputted via the MIVAC 20 to MAD0 to MAD7. Data containing the eight highorder bits read from the frame buffers 302 and 303 is transferred, without using the MIVAC 20, directly via the buses MAD8 to MAD15 to the ACRTC 10. In the draw write cycle, data containing the eight low-order bits read from the ACRTC 10 is transferred through the MIVAC 20 via the buses MAD0 to MAD7 to FD0 to FD7. Data containing the eight high-order bits is transferred, without using the MIVAC 20, directly to the frame buffers 302 and 303. In the display read cycle, data containing eight low-order bits is read four times in a memory cycle via FD0 to FD7, whereas data containing eight high-order bits is read four times in a memory cycle via MAD8 to MADI5 such that the resultant 64-bit display data is fetched into the MIVAC 20. In the display cycle effected in the circuit connection of FIG. 5c, four addresses are outputted so as to execute four read operations as shown in FIG. 29c. Data including eight low-order bits and data including eight high-order

bits are respectively sent via FD0 to FD7 and MAD8 to MAD15 to the input data latch 2015 (FIG. 4) so as to be latched therein. The input data latch 2015 is of a length of 64 bits and hence 16 bits $\times 4=64$ bits are attained as display data.

In this mode, since the data buses are employed to input display data, it is impossible to effect a read operation in which 16 read operations are achieved in two memory cycles; however, when comparison is conducted in the read mode associated with four read operations per memory cycle, the operation above is applicable to a CRT which develops a higher processing speed as compared with the cases of FIGS. 5a and 5b.

FIG. 6 shows video output timings in the respective cycle modes. The ACRTC 10 has memory access modes including a single access mode in which the display cycle appears successively and a dual access mode in which high-speed drawing is possible. As shown in FIG. 6, in the single access mode, during a display period of time (where DISP is "Low"), the display cycle continues successively without effecting the drawing cycle. In contrast, in the duar access mode, also during the display period, the display cycle and the drawing cycle appear alternately. In the single access mode, the drawing cycle is restricted to be effected during the fly-back or retrace period, whereas in the dual access mode, the fly-back period and a half portion of the display period can be used as the drawing cycle, which enables the drawing operation to be accomplished at a higher speed. In the MIVAC 20, in addition to these access modes, there is a 2MCYC mode in which two display cycles of the single access mode are treated as a cycle so as to achieve 16 memory read operations. In the single access mode, data fetched in the first display cycle is displayed in the subsequent cycle. Data fetched in the second display cycle is displayed in the subsequent cycle. Thereafter, these operations are repeatedly achieved. Data obtained in the last display cycle is to be outputted in the next drawing cycle; however, since the DISP signal of the ACRTC 10 is supplied only during the display cycle period, the end portion of DISP is elongated by a cycle in the MIVAC 20 so as to use the signal as a mask signal. In the dual access mode, data of the first display cycle is delivered through two subsequent cycles. As a consequence, the end portion of DISP is elongated by two cycles so as to produce a mask signal. In the 2MCYC mode, 16 data read operations are achieved in two cycles, and the video output is also supplied through two cycles.

FIG. 7 shows the output timing of the attribute codes delivered from the ACRTC 10. The attribute codes are information items arbitrarily defined by the user. The attribute code is fed to MAD0 to MAD15 and MA16 to MA19 of the ACRTC 10 while 2CLK and MCYC are both at the high level during the last refresh period. When the attribute code is fetched and is then decoded, the operation mode of the MIVAC 20 is set.

FIG. 8 shows the setting of attribute codes in the MIVAC 20. The MIVAC 20 uses MAD0 to MAD7, which are freely defined by the user, and MAl8 and MA19, usages of which are predetermined for the ACRTC 10. Four bits of MAD0 to MAD3 are used to set the display color, the shift amount of the shift register, the access mode, the number of memories employed, and the division ratio of the DOTCLK. MAD4 and MAD5 are used to set the display color of the cursor. MAD6 sets the depth of the memory employed. MAD7 sets whether or not the video output is multi-

plexed. MA18 is used to set the blinking operation of the cursor. MA19 sets the \overline{BR} 2IRQ/ output.

FIG. 9 shows 16 operation modes defined by the four bits MAD0 to MAD3 of FIG. 8. The display color, the shift amount of the shift register, the access mode, the number of memories employed, and the division ratio of the DOTCLK are automatically determined by setting one of the 16 operation modes.

- (1) For the display color (color/gradation), there can be specified a monochrome display represented by 1 bit/pixel, a four-color display expressed by 2 bits/pixel, and 16-color display represented by 4 bits per pixel. In the case of 1 bit/pixel, a word of the memory is loaded with information of 16 consecutive pixels in the horizontal direction. In the case of 2 bits/pixel, a word of the memory is loaded with information of 8 consecutive pixels in the horizontal direction, and in the case of 4 bits/pixel, a word of the memory is loaded with information of 4 consecutive pixels in the horizontal direction
- (2) The shift length of the shift register may be set to 4, 8, 16, or 32 bits.
- (3) The access modes include a single access mode, a dual access mode in which high-speed drawing is possible, and a 2MCYC mode in which 16 display accesses are conducted in two memory cycles. In the modes 0 to 5, the single access mode is employed, whereas in the modes 6 to C, the dual access mode is used. In the modes D to F, the 2MCYC mode is adopted.

(4) The number of memories selectable is 1, 2, or 4. For the memory, there is utilized a memory such as one having a static column mode in which a plurality of read/write operations can be accomplished in a cycle.

(5) DOTCLK is generated by dividing INCLK by 1, 2, and 4. The division ratios are determined according to the respective operation modes. Based on the frequency, the screen layout of the CRT is determined for each operation mode.

FIG. 10 shows frequencies of DOTCLK applicable to the respective operation modes. In the modes 0, 3, 5, 8, B, D, and F, the division ratio is one, that is, the output of DOTCLK is identical to INCLK. In the modes 1, 4, 6, 9, C, and E, the division ratio is two; whereas in the modes 2, 7, and A, the division ratio is 4 for the DOTCLK output.

FIG. 11 shows cursor display colors set by use of MAD4 (CUR0) and MAD5 (CUR1).

(1) When CURI and CURO are both 0

The four bits of video outputs VIDEOA to VID-EOD are set to 0, and hence a black cursor is displayed. (2) When CUR1 is 0 and CUR0 is 1

The four bits of video outputs VIDEOA to VID-EOD are set to 1 and hence a white cursor is displayed. (3) When CUR1 is 1 and CUR0 is 0

For the four bits of video outputs VIDEOA to VID-EOD, the respective colors are reversed on the display.

(4) When CUR1 and CUR0 are both 1

For the three bits of video outputs VIDEOA to VIDEOC, the respective colors are reversed on the display, whereas VIDEOD is kept unchanged.

FIG. 12 shows depths t be specified by MAD6 (VMD) for the memory elements employed. For VMD =0, the depth is set to $256 \text{ k} \times 4 \text{ bits}$; for VMD =1, the depth is set to $1 \text{ M} \times 4 \text{ bits}$ for the memory.

FIG. 13 shows the settings of MAD7 (MUXEN) specifying whether the video outputs are to be multiplexed or not. When MUXEN is 0, the multiplex operation is not achieved. When MUXEN is 1 and VSYNC/2

is 0, the video outputs are not multiplexed. When MUXEN and VSYNC/2 are both 1, data of VIDEOC is delivered as VIDEOA and data of VODEOD is supplied as VIDEOB. This function is primarily adopted for a display equipment using a color shutter.

FIG. 14 shows the setting of MA18 (BLINK1) for the graphic cursor display. In the case of

BLINK1=0, the cursor is not displayed, whereas for BLINK1=1, the cursor is displayed.

FIGS. 15a to 26 shows detailed timing charts in the respective operation states.

FIGS. 15a and 15b show in detail timing of the draw read cycle in the case where one memory is employed.

FIGS. 16a and 16b show in detail timing of the draw read cycle in the case where two memories are em-

FIGS. 17a and 17b show in detail timings of the draw read cycle in the case where four memories are employed.

FIGS. 18a and 18b show in detail timing of the draw write cycle in the case where one memory is employed.

FIGS. 19a and 19b show in detail timing of the draw write cycle in the case where two memories are employed.

FIGS. 20a and 20b show in detail timing of the draw write cycle in the case where four memories are employed.

FIGS. 21a and 21b show in detail timing of the display read cycle in the case where a memory or two memories are employed.

FIGS. 22a and 22b show in detail timing of the display read cycle in the case where four memories are employed.

FIGS. 23a and 23b show in detail timing of the display read cycle in the 2MCYC mode in the case where one memory or two memories are employed.

FIGS. 24a and 24b show in detail timing of the CS before RAS refresh cycle of the DRAM. The refresh operation is executed in a period where the horizontal synchronization signal HSYNC is at the low level.

FIG. 25 shows in detail the output timing, for the division ratios 1, 2, and 4, of DOTCLK, VSYNC/2, VIDEOA to VIDEOD, and SHFTEN.

FIG. 26 shows in detail output timings of BL 2IRQ/

FIG. 27 shows an exemplary configuration of a graphic processing apparatus including ACRTC 10, MIVAC 20, and DRAMs 300 to 303. A clock signal generated by the clock oscillator 80 is supplied as INCLK of the MIVAC 20. An external circuit 70 is utilized as an interface with the microprocessor (not shown in FIG. 27), and an interface circuit 60 is used for HSYNC and VSYNC.

FIG. 28 shows a circuit example including an NAND gate. The configuration includes a bipolar transistor, an n-channel MOS transistor, and a p-channel MOS transistor. In a portion where the logic of the preceding stage is to be reflected, a CMOS of a low power consumption is employed, whereas in the output side of the succeeding stage, a bipolar transistor is used.

FIGS. 29a to 29c show in detail addresses supplied by the MIVAC 20 to the FA terminal. Cases of a one chip memory, a two chip memory, and a 4-chip memory are shown in FIGS. 29a to 29c, respectively. Signals (NC0 to NC2 and WC0 to WC2) enclosed with broken lines in FIGS. 29a to 29c are produced by the column address counter 2002. NC0 to NC2 are counters, each effective within a word, and bits 1 to 2 of the counter are used in

the respective operation modes. WC0 to WC2 are word counters and are employed to generate a display address. The bit numbers of the address are not necessarily consecutive. This is because the bits are to be commonly used in the respective operation modes so as to configure the circuit of the multiplexer 2003 as simple as possible.

As described above, according to the present invention, the data bus width of the memory can be minimized, and hence the size of the graphic processing apparatus can be reduced.

We claim:

1. A graphic processing apparatus comprising:

memory means, including a plurality of memory locations in an array of columns, having corresponding column addresses, and rows, having corresponding row addresses, for storing data;

data processing means for specifying a row address in said memory means for retrieval of data from the memory locations at the different column addresses within the specified row of memory locations and processing of the retrieved data to generate graphic signals;

memory control means;

a memory data bus having m lines and interconnecting the memory means and the memory control means to transmit m bits of data in parallel therebetween, where m is an integer; and

a processor data bus having n lines and interconnecting the data processing means and the memory control means to transmit n bits of data in parallel therebetween, where n is an integer and n>m;

- said memory control means including storage means for temporarily storing data received serially on said memory data bus from memory locations at different column addresses of the memory means row corresponding with the specified row address, and transmitting the temporarily stored data in parallel on said processor data bus to said data processing means for processing thereof to generate graphic signals.
- 2. A graphic processing apparatus comprising:
- memory means, including a plurality of memory locations in an array of columns, having corresponding column addresses, and rows, having corresponding row addresses, for storing data;
- data processing means for specifying a row address in said memory means for writing of data in the memory locations at the different column addresses within the specified row of memory locations;

memory control means;

- a memory data bus having m lines and interconnecting the memory means and the memory control means to transmit m bits of data in parallel therebetween, where m is an integer; and
- a processor data bus having n lines and interconnecting the data processing means and the memory control means to transmit n bits of data in parallel therebetween, where n is an integer and n>m;
- said memory control means including multiplexer means for multiplexing data received in parallel on said processor data bus into serial data and applying the serial data to said memory data bus for writing thereof in memory locations at different column addresses of the memory means row corresponding with the specified row address.
- 3. A graphic processing apparatus comprising:

memory means, including a plurality of memory locations in an array of columns, having corresponding column addresses, and rows, having corresponding row addresses, for storing data;

data processing means for specifying a row address of memory locations in said memory means for trans-

fer of a data word therewith; memory control means;

a memory data bus having m lines and interconnecting the memory means and the memory control means to transmit m bits of data in parallel therebetween, where m is an integer; and

a processor data bus having n lines and interconnecting the data processing means and the memory control means to transmit n bits of data in parallel therebetween, where n is a multiple of m;

- said memory control means including counter means, responsive to receipt on said processor data bus of a row address specified by said processor means to specify an n-bit data word in said memory means, for successively generating n column addresses, applying the received row address and m of the generated column addresses on said memory data bus to transfer data between said memory means and said data processor means, with the data transfer including transfer of m bits of data in parallel between said memory means and said memory control means, and transfer of n bits of data between said memory control means and said data processor means.
- 4. A graphic processing apparatus comprising: memory means, including a plurality of memory locations in an array of columns, having corresponding column addresses, and rows, having corresponding row addresses, for storing pixel information;

data processing means for specifying addresses of memory locations in said memory means for retrieval of pixel information therefrom and processing of the retrieved pixel information to generate

graphic signals;

memory control means coupled to said memory means an said data processing means for retrieving pixel information from said memory means and applying the retrieved pixel information to said data processing means for processing thereof; and output means connected to said memory control means for outputting processed pixel information to generate graphics.

5. A graphic processing apparatus as claimed in claim, wherein the pixel information comprises multi-bit ixel information units corresponding to one pixel.

- 6. A graphic processing apparatus as claimed in claim, wherein the pixel information comprises pixel information units, and wherein said memory control means cludes means for selecting the number of bits in each ixel information unit.
- 7. A graphic processing apparatus as claimed in claim, wherein said memory control means includes storage teams for temporarily storing pixel information retrieved from said memory means.
- 8. A graphic processing apparatus comprising: memory means, including a plurality of memory locations in an array of columns, having corresponding column addresses, and rows, having corresponding row addresses, for storing data;

data processing means for specifying a row address in said memory means for transfer of data between the data processing means and the memory loca-

11

tions at the different column addresses within th specified row of memory locations;

memory control means;


- a memory data bus having m lines and interconnect ing the memory means and the memory contro means to transmit m bits of data in parallel therebe tween, where m is an integer; and
- a processor data bus having n lines and interconnect ing the data processing means and the memory control means to transmit n bits of data in paralle therebetween, where n is an integer and n>m;

said memory control means including storage mean for temporarilty storing data received on said memory bus from memory locations at different column addresses of the memory location row corresponding with the specified row address and transmitting the temporarily stored data in parallel on said processor data bus to said data processing means for processing thereof, and multiplexer means for multiplexing data received in parallel on said processor data bus into serial data and applying the serial data to said serial memory data bus for writing thereof in memory locations at different column addresses of the memory location row corresponding with the specified row address.

ABSTRACT

A Memory Interface and Video Attribute Controller (MIVAC) is inserted between a dynamic RAM (DRAM) capable of a consecutive data read operation, such as the operation associated with the static column mode, page mode, or nibble mode, and a graphic processor to provide a parallel data processing. A serial data transfer is executed on each data bus between the MIVAC and the DRAM, whereas parallel data transfer is conducted between the MIVAC and the graphic processor. As a result, the graphic processor can be configured with a reduced number of DRAMs so that the graphic processor operates without paying attention to the consecutive data read mode of the DRAM.

F . G.



F I G. 2





FIG. 3a


ITEM	TERMI- NAL NO.	TERMI- NAL NAME	INPUT/ OUTPUT	
POWER	35,68	Vcc		+ 5V IS SUPPLIED.
SUPPLY	17,18 51,52	Vcc		GND IS CONNECTED.
OPERATION	65	INCLK	INPUT	BASIC CLOCK OF MIVAC IS INPUTTED.
CONTROL SIGNAL	66	TEST	INPUT	MIVAC OPERATION IS TESTED. SET THIS TERMINAL TO "LOW" LEVEL.
	15	2CLK	OUTPUT	2CLK SIGNAL IS SUPPIED TO ACRTC. THIS SIGNAL IS ASYMMETRIC, NAMELY, HAS DIFFERENT CYCLE LENGTHS IN THE FIRST HALF AND SECOND HALF OF A MEMORY CYCLE
	14	MCYC	INPUT	MCYC SIGNAL FROM ACRTC IS INPUTTED. MCYC INDICATES "LOW" AND "HIGH" LEVELS WHEN ACRTC IS IN ADDRESS AND DATA CYCLES, RESPECTIVELY.
	12	DRAW	INPUT	DRAW SIGNAL FROM ACRTC IS INPUTTED. DRAW INDICATES WHETHER OR NOT ACRTC IS IN THE DRAW CYCLE. DRAW IS "LOW" LEVEL IN THE DRAW CYCLE AND IS "HIGH" LEVEL IN THE OTHER CYCLES.
A CRTC INTERFACE SIGNAL	11	MRD	INPUT	MRD SIGNAL FROM ACRTC IS INPUTTED. MRD CONTROLS DATA TRANSFER DIRECTION BETWEEN FRAME BUFFER AND ACRTC. WHEN DATA IS READ FROM FRAME BUFFER, "HIGH" LEVEL IS INPUTTED. WHEN DATA IS WRITTEN IN FRAME BUFFER, "LOW" LEVEL IS INPUTTED.
	13	ĀS	INPUT	AS SIGNAL IS INPUTTED FROM ACRTC AS INDICATES PRESENCE OR ABSENCE OF MEMORY ACCESS.
	64	HSYNC	INPUT	HSYNC SIGNAL IS INPUTTED FROM ACRTC. UNDER CONDITIONS OF HSYNC="LOW" AND DRAW = "HIGH", IF AS PULSE IS RECEIVED, CS BEFORE RAS REFRESH OPERATION IS CARRIED OUT.
	67	VSYNC	INPUT	VSYNC SIGNAL IS INPUTTED FROM ACRTC. RECEIVED VSYNC IS DIVIDED BY TWO SO AS TO OUTPUTTED AS VSYNC/2 SIGNAL AND IS ALSO USED TO CONTROL MULTIPLEXER OF VIDEO OUTPUT.
	2	DISP 1	INPUT	DISP 1 SIGNAL IS INPUTTED FROM ACRTC. DISP 1 INDICATES SCREEN DISPLAY PERIOD. ORDINARILY, SET "I" TO DISPLAY SIGNAL CONTROL (DSC) BIT OF ACRTC.
	l	CUD1	INPUT	CUD 1 SIGNAL IS INPUTTED FROM ACRTIC. CUD 1 IS LOADED WITH "LOW" LEVEL DURING GRAPHIC CURSOR DISPLAY PERIOD.
	6- 10 16 19-28	MADO -MAD 15	INPUT/ OUTPUT	MODO-MAD 15 OF ACRTC ARE INPUTTED. THESE SIGNALS ARE USED AS FRAME BUFFER ACCESS ADDRESS IN ADDRESS CYCLE FOR MCYC = "LOW", AS DATA INPUT/OUTPUT FOR DATA TRANSFER BETWEEN ACRTC AND FRAME BUFFER IN DATA TRANSFER CYCLE FOR MCYC = "HIGH".
	29-32	MA16- MA19	INPUT	FRAME BUFFER ACCESS ADDRESS MAIG-MAI9 IS INPUTTED FROM ACRTC.


FIG. 3b


ITEM	TERMI- NAL NO.	TERMI- NAL NAME	INPUT/ OUTPUT	FUNCTION
	50	RAS	OUTPUT	RAS TIMING SIGNAL IS OUTPUTTED FOR DRAM.
	49	CS	OUTPUT	CS TIMING SIGNAL IS OUTPUTTED FOR DRAM.
FRAME	48	WE	OUTPUT	WE TIMING SIGNAL IS OUTPUTTED FOR DRAM.
BUFFER	53	ŌΕ	OUTPUT	OE TIMING SIGNAL IS OUTPUTTED FOR DRAM.
INTERFACE SIGNAL	56,58 60,62 63,61 59,57 55,54	FAO - FA 9	OUTPUT	MULTIPLEX ADDRESS IS OUTPUTTED FOR DRAM. ADDRESS TO BE MULTIPLEXED VARIES DEPENDING ON VCFO-VCF3 AND VMDO ATTRIBUTE CODES.
	44,46 47,45 40,42 43,41	1 F DO-	INPUT/ OUTPUT	FD IS 8-BIT INPUT/OUTPUT SIGNAL FOR DATA TRANSFER BETWEEN ACRTC AND FRAME BUFFER AND FOR FETCHING DISPLAY DATA READ FROM FRAME BUFFER. IN A CASE OF ONE MEMORY CHIP, FD 0-FD3 ARE USED, WHEREAS IN A CASE OF TWO FOUR MEMORY CHIPS, FD 0-FD7 ARE USED.
	3	DOTCLK	OUTPUT	DOTCLK SIGNAL IS DELIVERED BY DIVIDING INCLK SIGNAL AS BASIC INPUT SIGNAL OF MIVAC BY 1, 2 OR 4. DIVISION RATIO IS SET DEPENDING ON VCF G-VCF 3 OF ATTRIBUTE CODE.
CRT DISPLAY INTERFACE SIGNAL		Video A -Video D	OUTPUT	VIDEO A-DSIGNAL IS 4-BIT OUTPUT SIGNAL WHICH IS OBTAINED BY CONVERTING DISPLAY DATA FROM PARALLEL SIGNAL INTO SERIAL SIGNAL BY SHIFT REGISTER OF MIVAC AND WHICH IS DELIVERED DURING DISPLAY PERIOD INDICATED BY SHFTEN OUTPUT. 4-BIT VIDEO SIGNAL IS DETERMINED BY ATTRIBUTE CODE VCF 0-VCF 3.
	5	SHFTEN	OUTPUT	SHFTEN INDICATES DISPLAY PERIOD OF VIDEO SIGNAL AND IS SET TO "HIGH" LEVEL DURING DISPLAY PERIOD. IN SINGLE ACCESS, DISP1 FROM ACRTC IS ELONGATED BACKWARD BY ONE CYCLE, AND IN DUAL ACCESS, DISP1 IS ELONGATED BACKWARD BY TWO CYCLES SO AS TO PRODUCE THIS SIGNAL.
	4	VSYNC/2	OUTPUT	VSYNC/2 SIGNAL IS INPUTTED TO ACRTC. VSYNC IS DIVIDED BY TWO FOR PRODUCING THIS SIGNAL.
OTHERS	38	BLZIRQ	OUTPUT	BL 2 IRQ IS SET BY BLINK 2 (MAI9) INPUTTED IN ATTRIBUTE CYCLE. DURING ATTRIBUTE CYCLE, WHEN BLINK 2 IS AT "HIGH" LEVEL, BLZIRQIS SET TO LOW LEVEL.
	39	IRQCLR	INPUT	IRQCLR SIGNAL IS USED TO CLEAR BL2IRQ SIGNAL. WHEN "LOW" IS INPUTTED TO IRQCLR, BL2IRQ IS CLEARED TO "HIGH" LEVEL.


F I G. 4












F I G. 6

F I G. 7



F | G. |

CURO	
O BLACK (VIDEO A - VIDEO D = O)	(VIDEO A
I WHITE (VIDEO A - VIDEO D = 1)	(VIDEO A
O COLOR REVERSION FOR EACH BIT OF VIDEO A-VIDEO D	REVERSION
COLOR REVERSION FOR EACH BIT OF VIDEOA-VIDEOC (VIDEOD IS KEPT UNCHANGED)	REVERSION

F - G. 8

M O - O M O - O	BLZIRQ OUTPUT IS SET	BLINKING OF GRAPHIC CURSOR IS SET					NOT USED IN MIVAC				MULTIPLEXING OF VIDEO OUTPUT IS SET	DEPTH OF FRAME BUFFER MEMORY IS SET	PISEL AY COLOR OF GRAPHIC CURSOR IS SET			OPERATION MODE (DISPLAY COLOR, SHIFT AMOUNT OF	SHIFT REGISTER, ACCESS MODE, ETC.) OF MIVAC IS SEI	
	BLINK 2	BLINK I	SPL 2	SPL I	HZ 3		HZO	HSD 3		HSDO	MUXEN	VMD	CURI	CURO	VCF 3	VCF 2	VCF I	VCF 0
	MA19	MA18	MAIZ	MAIG	MAD 15	<u>~</u>	MAD 12	MAD II	∽	MAD 8	MAD 7	MAD 6	MAD 5	MAD 4	MAD 3	MAD 2	MAD I	MAD 0

F | G

	,		_	_												
MAXIMUM DOT CLOCK FREQ. (MHz)	33	16.5	8.25	33	<u>6</u> 5	33	16.5	8.25	33	16.5	8.25	33	16.5	33	<u>6</u> .5	33
SHIFT AMOUNT (BITS)	91	ω	4	91	ω		<u> </u>	80	32	9	8	35	<u>0</u>	32	<u>9</u>	32
COLOR/ GRADA- TION		4	9	4	9	T		4		4	<u> </u>	4	<u>o</u>	4	9	
NUMBER COLOR/ OF GRADA- 3 MEMO- TION TRES		_			7	4				7			4			2
HIGH- SPEED DRAMING										0					1	
MEMORY ACCESS SPEED						480 ns/	4ACCESSES								960ns/ IGACCESSES	
ACRTC OP- ERATION FREQUENCY (MHz)								ন				- T		1		
MAXIMUM FRAME BUFFER CA-		512K/128K			IM/256K	2M/5I2K	512K/128K			IM/256K			2M/5I2K		512K/128K	0, 480 IM/256K
CRT SCREEN LAYOUT EXAM-	640x200, 350, 400, 480	58	320×200, 240 366×192	640×200, 350, 400, 480	1	350, 400, 480	, , , , , , , , , , , , , , , , , , ,		640x200,350, 400, 480	640×200, 480×240, 320×200, 240	320 x 200, 240 256 x 192	640×200, 350, 400, 480	しぶへん		070	8
MODE	0		2	20		IC.	1	7	ω	တ	⋖	m	U		Ш	LL

F I G. 10

MODE	DOT CLOCK FREQUENCY
0, 3, 5, 8 B, D, F	33MHz ∼IIMHz
I, 4, 6, 9 C, E	16.5MHz ∼ 5.5MHz
2, 7, A	$8.25MH_Z \sim 2.75MH_Z$

F I G. 12

VMD	MEMORY CHIP EMPLOYED
0	256 K × 4BIT DRAM
I	IM × 4BIT DRAM


F I G. 13

MUXEN	VSYNC/2	VIDEO A	VIDEO B
	0	А	В
	1	А	В
	0	Α	В
]	1	С	D

F I G. 14

BLINK I	GRAPHIC CURSOR DISPLAY
0	NOT DISPLAYED
ı	DISPLAYED

F I G. 15a




89 4 COLUMN2 X COLUMN3 ADDRESS VALID COLUMN DATA VALID 8 8 <u>18</u> 18 × 18 × 100 131 130 · VALID ADDRESS 81 180 mo 12 82 130 ROW 20 25 - 21 -ADDRES * 83 * 181 1 80 1 COLUMN 3/15 MAIG-MAI9 MADO-MAD 15 FDO-FD7 FAO-FA9 CNDI RAS WE CS OE

15b

— Б

F 1 G. 16a



16b


— Э

-56--24-33 8 - |28|--35-ADDRESS VALID 22 · VALID 8 <u>M</u> - 121 ¥ 8 1 30 155 155 157 8 ADDRESS 1821 <u>*</u>8 ¥ 8 ¥ COLUMN 3/15 MAIS-MAI9 FAO-FA9 Mado -Mad 15 CUDI RAS OE CS


FDO-FD7

WE


F I G. 17a




F I G. 17b





F I G. 18a






F I G. 19a






F I G. 20a




1-28 124 83 စ္က 37,58 83 8 <u>4</u> <u>4</u> **A** M 6. 1 25 T <u>8</u> ROW R だ | | T ADDRESS \ 83 <u>₩</u> 25 COLUMN 3/15 FDO-FD7 ⊃ MAIS-MAI9 MADO-MAD 15 FAO-FA9 RAS WE CUDI S R

F I G. 20b

F1G. 21a



F I G. 21b




ဖ[4 <u>N</u> 9 ∞ 2 9 \circ l ଧା 8 ଥ 73 23 ଞ୍ଚ Q 4 11 $\underline{\circ}$ 10 0 ∞ 1911 **大の**上 <u>1</u> <u>2</u> 不 19 19 INCLK HSYNC DRAW MCYC 2CLK DISPI MRD AS


22a

Б


F I G. 22b




F I G. 23a




F I G. 23b




F I G. 24a




F I G. 24b





F I G. 25



F I G. 26







F I G. 29a

	4 ACCESSES / MCYC (DRAW, DISPLAY)				16 ACCESSES / 2 MCYCS (DISPLAY)			
FA	256Kx (VMD		IM x 4-BIT (VMDO=1)		256Kx 4-BIT (VMDO≈0)		IM x 4 (VMD0	
	ROW	COLUMN	ROW	COLUMN	ROW	COLUMN	ROW	COLUMN
9	_	_	MAD8	NCO	_	_	MAD8	NCO
8	MAD 9	NCI	MAD 9	NCI	MAD 9	NCI	MAD 9	NC I
7	MAD8	NC2	MA 17	MAD7	MAD 8	NC2	MA 17	MAD7
6	MAD 7	MAD 6	MA 16	MAD6	MAD7	MAD6	MA 16	MAD 6
5	MAD15	MAD 5	MAD 15	MAD 5	MAD 15	MAD 5	MAD 15	MAD 5
4	MAD14	MAD 4	MAD 14	MAD 4	MAD 14	MAD 4	MAD 14	MAD 4
3	MAD 13	MAD 3	MAD 13	MAD 3	MAD 13	MAD 3	MAD 13	MAD 3
2	MAD 12	MAD 2	MAD 12	MAD 2	MAD 12	MAD 2	MAD 12	MAD 2
j	MAD II	MAD I	MAD II	MAD I	MADII	WCT]	MAD II	[wcī]
0	MAD 10	MAD 0	MAD IO	MAD O	MAD IO	wc o	MAD IO	wc o_

[_]: COLUMN ADDRESS COUNTER

F I G. 29b

								_				
	2 A >	2 ACCESSES (DRAW)	S/MCYC	ပ	4 ACC	CESSES / MO (DISPLAY)	4 ACCESSES / MCYC (DISPLAY)		16 ACCE	SSES / DISPLA	I6 ACCESSES / 2MCYCS (DISPLAY)	S
FA	256Kx4 - BIT (VMD0=0)	-BIT	IM× 4 -BIT (VMD0=1)	-BIT	256Kx 4 -BIT (VMD0 = 0)	1-BIT = 0)	IM×4-BIT (VMD0=1)		256K× 4- BIT (VMD0=0)	1-BIT :0)	IMx 4 - BIT (VMD0=1)	- BIT =)
1_	ROW	ROW COLUMN	ROW (ROW COLUMN	ROW C	ROW COLUMN	1	ROW COLUMN	ROW (ROW COLUMN	ROW COLUMN	COLUMN
o	1	ı	MA IB NCO	NCO			MA 18 NCO		ı	1	MA 18	NCO
<u>≥</u> 8	MAD 9		MAD 9	MAD 9 MAD 8 MAD 9		NCI	MAD 9	MAD 8	MAD 9	MAD 9 NCT	MAD 9	MAD 8
7	MAD 8	MAD 7	MA 17	MAD 7	MAD 8	MAD7	MA 17	MAD 7	MAD 8	MAD 8 MAD 7 MA 17	MA 17	MAD 7
<u>≥</u> 9	MA 16	MAD 6	MA 16	MAD 6	MA 16 MAD 6 MA 16	MAD 6	MA 16	MAD 6	MA 16	MA I6 MAD 6	MA 16	MAD 6
<u>ح</u>	MAD 15	MAD 5	MAD 15	MAD 5	MAD 15	MAD 5	MAD 15	MAD IS MAD 5 MAD IS MAD 5 MAD IS MAD 5 MAD IS	MAD 15	MAD 5	MAD 15	MAD 5
4	AAD 14	MAD 14 MAD 4	MAD 14	MAD 4		MAD 4	MAD 14	MAD 14 MAD 4 MAD 14 MAD 4		MAD 14 MAD 4 MAD 14	MAD 14	MAD 14
3	1AD 13	MAD 13 MAD 3	MAD 13	MAD 13 MAD 3		MAD 3	MAD 13	MAD IS MAD 3 MAD 3 MAD IS MAD 3 MAD IS MAD IS	MAD 13	MAD 3	MAD 13	MAD 3
2	MD 12	MAD IZ MAD 2	MAD 12	MAD 2	MAD 12	MAD 2	MAD 12	MAD IZ MAD Z MAD Z MAD Z WCZ	MADI2	WC 2	MADI2 WC 2	WC 2
	1AD III	MAD II MAD I	MAD II	MAD II MAD I	MADII	MAD I	MAD II	MAD II MAD II MAD II MAD II WC I	MAD II	- x	MADII WC I	- AC
0	MAD 10	O MAD IO MAD O	MAD 10	MAD 10 MAD 0		[WCO]	MAD 10	WC O	MAD 10	WC O	MADIO [WCO] MADIO [WCO] MADIO WCO] MADIO WCO	WC0

C__ COLUMN ADDRESS COUNTER

F I G. 29c

	1 ACCESSES / MCYC (DRAW)				4ACCESSES / MCYC (DISPLAY)			
FΑ	256K x (VMDC		IMx4-BIT (VMDO=1)		256K x 4-BIT (VMD0=0)		IM×4 (VMD	
<u></u>	ROW	COLUMN	ROW	COLUMN	ROW	COLUMN	ROW	COLUMN
9	_		MA 18	MAD 9	-	_	MA 18	MAD 9
8	MAD 9	MAD 8	MA 19	MAD 8	MAD 9	MAD 8	MA 19	MAD 8
7	MA 17	MAD 7	MA 17	MAD 7	MA 17	MAD 7	MAD17	MAD 7
6	MA 16	MAD 6	MA 16	MAD 6	MA 16	MAD 6	MA 16	MAD 6
5	MAD 15	MAD 5	MAD 15	MAD 5	MAD 15	MAD 5	MAD 15	MAD 5
4	MAD 14	MAD 4	MAD 14	MAD 4	MAD 14	MAD 4	MAD 14	MAD 4
3	MAD 13	MAD 3	MAD 13	MAD 3	MAD 13	MAD 3	MAD 13	MAD 3
2	MAD 12	MAD 2	MAD 12	MAD 2	MAD 12	MAD 2	MAD 12	MAD 2
1	MAD II	MAD I	MAD II	MAD I	MADII	WCI	MAD II	[WC]
0	MAD 10	MAD O	MAD 10	MAD O	MAD IO	wco	MADIO	wco

[_]: COLUMN ADDRESS COUNTER

SUPPLEMENTAL REISSUE DECLARATION

To The Honorable Commissioner of Patents and Trademarks: Sir:

The undersigned are applicants of the Reissue Application Serial No. 07/985,141, filed December 3, 1992 for Reissus of Letters of Patent for GRAPHIC PROCESSING APPARATUS UTILIZING IMPROVED DATA TRANSFER TO REDUCE MEMORY SIZE, United States Patent No. 4,975,857, granted to them December 4, 1990, of which Hitachi Limited, whose post office address is Tokyo, Japan, is now sole owner by Assignment recorded on April 5, 1989 at Reel 5061 and Frame 277, and on whose behalf and with whose assent the Reissue application is made, hereby reaffirm their offer to surrender said Letters Patent. However, said Letters Patent apparently has been lost. A Declaration under 37 CFR \$1.178 stating that said Letters Patent has not been found was filed on March 23, 1994.

The undersigned also reaffirm their appointment of the following attorneys as principal attorneys in this application:

Donald R. Antonelli, Reg. No. 20,296;
David T. Terry, Reg. No. 20,178;
Melvin Kraus, Reg. No. 22,466;
William I. Solomon, Reg. No. 28,565;
Gregory E. Montone, Reg. No. 28,141;
Ronald J. Shore, Reg. No. 28,577;
Donald E. Stout, Reg. No. 26,422;
Alan E. Schiavelli, Reg. No. 32,087;
James N. Dresser, Reg. No. 22,937;
Carl I. Brundidge, Reg. No. 29,621: and
Paul J. Skwierawski, Reg. No. 32,173

please direct all communications to the following
address:

Antonelli, Terry, Stout & Kraus, LLP 1300 North Seventeenth Street Suite 1800 Arlington, VA 22209

We, Koyo KATSURA, Shinichi KOJIMA and Noriyuki KURAKAMI, declare that:

We are subjects of Japan residing respectively at Hitachiota-shi; Maebashi-shi and Takasaki-shi, all of Japan;

We verily believe ourselves to be the original first and joint inventors of the invention described and claimed in the United States Letters Patent No. 4,975,857, and in the specification of the Reissue Application for which invention we solicit a Reissue patent;

We do not know and do not believe that said invention was ever known or used in the United States of America before our invention thereof;

We hereby state that we have reviewed and understand the contents of the specification of the Reissue Application, including the claims, the Declaration under 37 CFR §1.178 filed March 23, 1994, the various Supplemental Reissue Declarations filed in response to objections raised by the Examiner, the various Amendments filed in response to various Office Actions and the Amendment filed to place the application in condition for allowance up to the time of filing the present Supplemental Reissue Declaration;

We acknowledge the duty to disclose information which is material to the examination of the Reissue Application in

accordance with Title 37, Code of Federal Regulations, Section 1.56(a);

We verily believe the original patent to be wholly or partly inoperative or invalid by defective specification and claiming less and/or more then we had a right to claim in the patent;

Specifically, during review of the specification and claims of U.S. Patent No. 4,975,857, subsequent to its issuance, undertaken as a result of discussions with another party concerning the technology of that party, it was found that the claims thereof were unduly limited in that they called for limitations not necessary to the patentable invention as disclosed.

More particularly it was discovered that an error arose during the prosecution of U.S. application Serial No. 07/302,332 filed January 27, 1989 from which U.S. Patent No. 4,975,857 issued due to the failure of the inventors and that of the Japanese Agent to fully appreciate and recognize that the invention could have been claimed more broadly. Specifically, the error occurred due to the fact that the claims could have been broadened to recite a memory controller not including various features such as "multiplexer means".

All of the errors, including the above-described error, being corrected in the Reissue Application up to the time of filing the present Supplemental Reissue Declaration erose without any deceptive intention on our part.

We hereby claim foreign priority benefits under Title 35, United States Code, Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Japanese Patent Application No. 63-93448, filed April 18, 1988, in Japan.

We further declare that all statements made herein of our own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

3/22/00	Rose Kattr
Date Post Office Address:	Koyo KATSURA Hitachiota-sho, Japan
3 / 22 / 00 Date Post Office Address:	Shinichi Kojima shinichi Kojima Maebashi-shi, Japan
3 /21 / 00 Date Post Office Address:	horiyuki KURAKAMI Noriyuki KURAKAMI Takasaki-shi, Japan